



Features

- ESD Protect for 2 Lines with Bi-directional
- Provide ESD protection for the protected line to IEC 61000-4-2 (ESD) $\pm 20\text{kV}$ (air), $\pm 12\text{kV}$ (contact) IEC 61000-4-4 (EFT) 40A (5/50ns) IEC 61000-4-5 (Lightning) 7A (8/20 μs) Cable Discharge Event (CDE)
- Small SOT23-3L package saves board space
- Protect two I/O lines or two power lines
- Fast turn-on and Low clamping voltage
- Low operating voltage: 5V
- Solid-state silicon-avalanche and active circuit triggering technology

Applications

- Computer Interfaces Protection
- Microprocessors Protection
- Serial and Parallel Ports Protection
- Control Signal Lines Protection
- Power lines on PCB Protection
- Latchup Protection

Description

AZ2025-02S is a design which includes two bi-directional surge rated clamping cells to protect two power lines, or two control lines, or two low speed data lines in an electronic systems. The AZ2025-02S has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage damage and latch-up caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), Lightning, and Cable Discharge Event (CDE).


AZ2025-02S is a unique design which includes proprietary clamping cells in a single package. During transient conditions, the proprietary clamping cells prevent over-voltage on the power

lines or control/data lines, protecting any downstream components.

AZ2025-02S is bi-directional and may be used on lines where the signal swings above and below ground.

AZ2025-02S may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Circuit Diagram / Pin Configuration



SOT23-3L (Top View)

SPECIFICATIONS


ABSOLUTE MAXIMUM RATINGS			
PARAMETER	PARAMETER	RATING	UNITS
Peak Pulse Current (tp =8/20us)	I_{PP}	8.5	A
Operating Supply Voltage (pin-1,-2 to pin-3)	V_{DC}	6	V
ESD per IEC 61000-4-2 (Air)	V_{ESD-1}	±22	kV
ESD per IEC 61000-4-2 (Contact)		±15	
Lead Soldering Temperature	T_{SOL}	260 (10 sec.)	°C
Operating Temperature	T_{OP}	-55 to +125	°C
Storage Temperature	T_{STO}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MINI	TYP	MAX	UNITS
Reverse Stand-Off Voltage	V_{RWM}	Pin-1 to Pin-3, Pin-2 to Pin-3. T=25 °C			5	V
Reverse Leakage Current	I_{Leak}	$V_{RWM} = 5V$, T=25 °C. Pin-1 to Pin-3, Pin-2 to Pin-3.			2.5	μA
Reverse Breakdown Voltage	V_{BV}	$I_{BV} = 1mA$, T=25 °C. Pin-1 to Pin-3, Pin-2 to Pin-3.	6.1		9	V
Clamping Voltage	V_{CL}	$I_{PP}=5A$, tp=8/20us, T=25 °C. Pin-1 to Pin-3, Pin-2 to Pin-3.		7	8	V
Clamping Voltage	V_{CL}	$I_{PP}=7A$, tp=8/20us, T=25 °C. Pin-1 to Pin-3, Pin-2 to Pin-3.		8	9	V
ESD Holding Voltage	V_{hold}	IEC 61000-4-2 6kV, T=25 °C, Contact mode, Pin-1 to Pin-3, Pin-2 to Pin-3.		10.5		V
Channel Input Capacitance	C_{IN}	$V_R = 0V$, f = 1MHz, T=25 °C. Pin-1 to Pin-3, Pin-2 to Pin-3.		12	15	pF




Typical Characteristics


Pulse Waveform




Clamping Voltage vs. Peak Pulse Current



Typical Variation C_{IN} vs V_{IN}



Transmission Line Pulsing (TLP) Measurement





Applications Information

The AZ2025-02S is designed to protect two lines against System ESD/EFT/Lightning pulses by clamping them to an acceptable reference. It provides bi-directional protection.

The usage of the AZ2025-02S is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected at pin 1 and pin 2 respectively. The pin 3 is connected to a ground plane on the board. In order to minimize parasitic inductance in the board traces, all path lengths connected to the pins of AZ2025-02S should be kept as short as possible.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical.

Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ2025-02S.
- Place the AZ2025-02S near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1



Mechanical Details


SOT23-3L PACKAGE DIAGRAMS



PACKAGE DIMENSIONS

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP		0.037 TYP	
e1	1.800	2.000	0.071	0.079
L	0.550 REF		0.022 REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	6°


LAND LAYOUT



Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



202 = Device Code
 X = Date Code
 Y = Control Code

Part Number	Marking Code
AZ2025-02S	202XY
AZ2025-02S (Green Part) (Engineering Sample)	20<u>2</u>XY
AZ2025-02S (Green Part)	215XY

Ordering Information

PN#	Material	Type	Reel size	MOQ/interal box	MOQ/carton
AZ2025-02S.R7G	Green	T/R	7 inch	4 reel=12,000/box	6 box=72,000/carton

Revision History

Revision	Modification Description
Revision 2007/02/06	Original Release.
Revision 2007/05/15	Update the Marking Code from 202X to 202XY.
Revision 2007/08/01	Remove the Ordering Information
Revision 2007/11/29	Update the Mechanical Details.
Revision 2008/04/10	Correct the typos in page 4.
Revision 2008/05/06	Add marking code for the Green part.
Revision 2011/06/18	1. Update the Company Logo. 2. Add the Ordering Information.